(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 23 February 2006 (23.02.2006)

(10) International Publication Number WO 2006/019017 A1

(51) International Patent Classification⁷: H03F 3/21, 1/32

(21) International Application Number:

PCT/JP2005/014605

(22) International Filing Date: 3 August 2005 (03.08.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

2004-239220 19 August 2004 (19.08.2004) JP

(71) Applicant (for all designated States except US): MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD. [JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka, 5718501 (JP).

(72) Inventor; and

(75) Inventor/Applicant (for US only): ITAHARA, Hiroshi.

(74) Agents: TAKAMATSU, Takeshi et al.; Eikoh Patent Office, 13th Floor, ARK Mori Building, 12-32, Akasaka 1-chome, Minato-ku, Tokyo, 1076013 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: POWER AMPLIFYING APPARATUS, POWER COMBINING SYSTEM AND DELAY MEASURING METHOD FOR POWER COMBINING SYSTEM



(57) Abstract: A power amplifying apparatus includes a distributing unit (10) that divides an input digital signal to a plurality of the input digital signals so as to distribute the input digital signals to a plurality of devices respectively, and a synthesizing unit (70) that synthesizing output signals from the devices to output the synthesized output signal. Each of the devices includes a delay regulating unit (20a, 20b, 20c, 31a, 31b, 31c) that regulates a delay amount of the input digital signal, a digital/analog converting unit (40a, 40b, 40c) that converts the digital signal regulated by the delay regulating unit (20a, 20b, 20c, 31a, 31b, 31c) to an analog signal, and an amplifying unit (60a, 60b, 60c) that amplifies the analog signal to output the amplified analog signal to the synthesizing unit (70).

